Wondering if a "dead test" ROM is feasible on the QL.

A place to discuss general QL issues.
stephen_usher
Super Gold Card
Posts: 596
Joined: Tue Mar 11, 2014 8:00 pm
Location: Oxford, UK.
Contact:

Re: Wondering if a "dead test" ROM is feasible on the QL.

Post by stephen_usher »

I've not been able to test the lower RAM test failure error reporting yet, so testing on a real machine with 128K memory errors would be useful.


stephen_usher
Super Gold Card
Posts: 596
Joined: Tue Mar 11, 2014 8:00 pm
Location: Oxford, UK.
Contact:

Re: Wondering if a "dead test" ROM is feasible on the QL.

Post by stephen_usher »

I've completely re-written the base 128K RAM error reporting.

On the serial port it reports what address the error occurred at and the bad bits.

On the screen it draws nine bands, the first is the memory bank, white for lower and black for higher. This is followed by bands for each bit, 7 -> 0, green for correct and red for bad.

e.g.
capture.jpg


stephen_usher
Super Gold Card
Posts: 596
Joined: Tue Mar 11, 2014 8:00 pm
Location: Oxford, UK.
Contact:

Re: Wondering if a "dead test" ROM is feasible on the QL.

Post by stephen_usher »

Keyboard test now uses interrupts, so this tests the system interrupts too effectively.

All the IPC reading code has been re-written as after reading the Minerva source code I found that the documentation I was using was wrong.

I've added a PDF document to the repository, derived from the Minerva source, detailing in plain English the IPC commands with inputs and outputs and the IPC communication protocol as well.

This work is in preparation for the serial port read test and all future keyboard and serial I/O to support the menu system.

I've also swapped the two memory test methods, both for the base 128K and for the expansion memory so that the March test comes first. This will more accurately pick up all bad bits first rather than potentially only some with the "own address" test, which is only really good at picking up shorted data lines.


User avatar
t0nyt
QL Wafer Drive
Posts: 1115
Joined: Wed Nov 22, 2023 6:46 pm
Location: UK

Re: Wondering if a "dead test" ROM is feasible on the QL.

Post by t0nyt »

stephen_usher wrote: Sun Jun 08, 2025 3:07 pm Hack a ROM cartridge so that it passes all address lines through to the EEPROM and voila!
Hi Stephen,

Do you have an idiots (that's me) guide to this please?

Many thanks
Tony


jobdone
Forum Moderator
Posts: 117
Joined: Wed Aug 07, 2019 4:59 am

Re: Wondering if a "dead test" ROM is feasible on the QL.

Post by jobdone »

I think the easiest option is to use the pcb from here https://github.com/alvaroalea/QL_Rom_Cartridge . the full rom cartridge version.


User avatar
t0nyt
QL Wafer Drive
Posts: 1115
Joined: Wed Nov 22, 2023 6:46 pm
Location: UK

Re: Wondering if a "dead test" ROM is feasible on the QL.

Post by t0nyt »

jobdone wrote: Wed Aug 20, 2025 6:06 am I think the easiest option is to use the pcb from here https://github.com/alvaroalea/QL_Rom_Cartridge . the full rom cartridge version.
Thanks, I'd got the wrong end of the stick about what rom cartridge was being used


stephen_usher
Super Gold Card
Posts: 596
Joined: Tue Mar 11, 2014 8:00 pm
Location: Oxford, UK.
Contact:

Re: Wondering if a "dead test" ROM is feasible on the QL.

Post by stephen_usher »

Indeed, the new cartridge PCB is the best way.

I modified a cartridge I already had (which itself had been modified by someone else previously)...

IMG_4448.jpeg
IMG_4449.jpeg


User avatar
t0nyt
QL Wafer Drive
Posts: 1115
Joined: Wed Nov 22, 2023 6:46 pm
Location: UK

Re: Wondering if a "dead test" ROM is feasible on the QL.

Post by t0nyt »

Thanks Stephen

I have a spare one of those so I may give it a try


Post Reply